Engaged in Semiconductor process/device simulation and modeling; Revealing stress enhancement mechanism of high-k/metal gate technology for advanced CMOS; Next generation simulation and transistor device development for image sensors. Serving as Chair of the Symposium on VLSI Technology. Ph.D. in Electrical Engineering.